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Department of Electrical and Electronics Engineering
Faculty of Engineering, Yaşar University, İzmir-TURKEY
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Abstract
In this paper, a new square-root domain, ﬁrst order, all-pass ﬁlter based on the MOSFET square law is
presented. The proposed ﬁlter is designed by using nonlinear mapping on the state variables of a state space
description of the transfer function. To the best knowledge of the authors, the ﬁlter is the ﬁrst square-root
domain ﬁrst order all-pass structure designed by using state space synthesis method in the literature. The
center frequency of the all-pass ﬁlter is not only attainable at megahertz frequencies but also tunable by an
external bias current. The proposed ﬁlter operated 2.5 V supply voltage is constructed by current mirrors,
geometric mean circuits, a linear transconductor circuit, and a capacitor. SPICE simulations are given to
approve the theoretical analysis.
Key Words: Square-root domain circuits, All-pass ﬁlter, State-space synthesis.

1.

Introduction

There is a growing interest in analog interface circuits that are compatible with CMOS VLSI technology.
Compression-expansion, or companding, circuits [1] consisting of log-domain and square-root domain circuits
are popular due to suitability for low-voltage, low-power, large dynamic range, high frequency applications and
electronic tunability.
The log-domain circuit was ﬁrst introduced by Adams in 1979 [2]. It was a ﬁrst order ﬁlter having
a linear transfer function that could be implemented with nonlinear circuit. In 1990, a class AB translinear
integrator that is a special case of log domain integrators [3, 4] was proposed by Seevinck. In the same year
the use of the companding in related concept was presented [1]. Then Frey oﬀered the general theory for the
design of log domain ﬁlters [5]. To design the log domain circuits based on exponential characteristics of the
bipolar transistor, state space synthesis method mapped the state variables of a state-space description for
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a particular transfer function was stated by Frey in [4, 6]. Furthermore, a log-domain ﬁlter implemented in
MOSFET operating in subthreshold has been presented in [7]. Since the operating frequency of MOSFET
circuits operating in weak inversion is often restricted to kilohertz frequencies, the application of such circuits
are limited. Beyond application to CMOS VLSI technology, this technique has been extended to design with
saturated MOSFETs used in VLSI systems [8]. When a MOSFET operates in the saturation region, there
is a quadratic relationship between the drain current and gate-source voltage. Hence, such circuits are called
square-root-domain circuits.
All-pass ﬁlters are widely used in many analog signal processing applications. They are also called phase
shifters, because they generate frequency-dependent delay while holding the amplitude of the input signal over
the desired frequency range [9]. In the literature, there is only one proposed square-root domain all-pass ﬁlter:
by using N-cell and P-cell exists [10]. In this study, a square-root domain all-pass ﬁlter is proposed by mapping
to the state variables of a state space description of a linear transfer function, for the ﬁrst time. The proposed
ﬁlter has the merit of tunability and integrable by using MOSFET transistors and a capacitor.

2.

Circuit design

The present square-root domain ﬁrst order all-pass ﬁlter has been designed by using state space synthesis
method. The transfer function of a ﬁrst order all-pass ﬁlter with negative gain is expressed as
H(s) = −

s − ω0
,
s + ω0

(1)

where ω0 is the center frequency of the ﬁlter. By using the companion form [11]
ẋ = −ω0 x + 2ω0 u

(2)

y = x − u,

(3)

C V̇1 = −ω0 CV1 + 2ω0 Cu

(4)

y = V1 − u,

(5)

transfer function (1) can be transformed to

where variable x is redeﬁned as the node voltage V1 across capacitance C , and C V̇1 is the accepted a current
ﬂows through capacitor C . Furthermore, assuming that V1 and u are gate-source voltages of the MOS
transistors operating in the saturation region and their drain currents are deﬁned as I1 and Iu , respectively,
equation (4) is reformulated as

C V̇1 = −ω0 C

I1
+VT H
β




+ 2ω0 C

Iu
+ VT H
β


,

(6)

where I1 = β(V1 −VT H )2 , Iu = β(u −VT H )2 and where β and VT H are the device transconductance parameter
and the threshold voltage, respectively. Lastly, equation 6 is reconstructed according to currents:
 
 
IC = − I0 I1 + 2 I0 Iu + IT H
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where IC = C V̇1 , I0 =

ω02 C 2
β

, and IT H = ω0 CVT H .

In this point, the currentIu , can be written as

Iu = 4β(u − VT H )2 , so the node equation is modiﬁed as
 
 
IC = − I0 I1 + I0 Iu + IT H .

(8)

With respect to equation (7), we propose an all-pass ﬁlter as shown, schematically, in Figure 1. Transistor pairs
M 2 -M 3 , M 4 -M 5 and M 6 -M 7 are current mirrors to convey square root of the currents. Transistors M 8 and
M 9 compose the transconductor circuit to obtain the output signal [12].
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Figure 1. The proposed square-root domain all-pass ﬁlter.

3.

Simulation results

The circuit was simulated using TSMC 0.25 μm CMOS model parameters in circuit simulator program SPICE
with 2.5V supply voltage using a 1.5 pF capacitor. Aspect ratios of the transistors in the ﬁlter are given in
Table 1. The geometric mean circuit shown in [13] is shown in Figure 2. While the bias current I0 is 10 μA,
the phase response and the gain response of the ﬁlter are observed as shown in Figure 3 with ideal response.
Theoretically, the center frequency is adjusted to 3.21 MHz; however, the center frequency as determined via
the simulation is 3.18 MHz.
Table 1. Aspect ratios of transistors.

MU , M1 = 7 μm / 7 μm
M1 − M5 = 7 μm / 7μm

M6 = 0.7 μm / 14 μm
M7 −M9 = 0.7 μm / 7μm
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Figure 2. Geometric-Mean circuit as used in [13].

Electronically tunable phase response of the proposed ﬁlter for ﬁve diﬀerent bias currents, from 5 μA
to 25 μA, is depicted in Figure 4. Figure 5 shows the time domain response of the ﬁlter for a bias current
of 10 μA and input voltage of 10 mV at 3.21 MHz frequency. This causes 78.07 ns time delay at the ﬁlter’s
output, corresponding to 91.94 ◦ phase diﬀerence, which is close to the theoretical value of 90 ◦ . The total
power consumption and the total harmonic distortion were measured as 2.54 mW and 1.41%, respectively. The
dependence of the output harmonic distortion of presented ﬁlter on input signal amplitude is illustrated in
Figure 6. As shown in this ﬁgure, THD increases with input signal. As such, input signal must be 200 mV or
less to avoid output distortion.
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Figure 3. Gain and Phase response of the ﬁrst-order allpass ﬁlter.
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Figure 4. Electronically tunable phase response of the
ﬁrst-order all-pass ﬁlter.
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Figure 5. Time domain response of the proposed all-pass
ﬁlter.
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Figure 6. Total harmonic distortion (THD) as a function
of input signal amplitude at 3.21 MHz.

Conclusion

In this work, a novel square-root domain ﬁrst-order all-pass ﬁlter has been proposed. It is systematically derived
using state-space synthesis technique, and is the ﬁrst such all-pass ﬁlter in the literature. The ﬁlter circuit has
simple structure and is suitable for integrated circuit implementation since it only consists of a capacitor and
MOS transistors. The most important feature of the circuit is electronic tunability, that is, the phase response
of the circuit can be controlled by an external current at megahertz frequencies. Thus, the proposed ﬁrstorder all-pass ﬁlter can be used as an electronically controllable phase shifter. It also inherited advantage of
companding circuit such as large dynamic range, low total harmonic distortion. Theoretical analysis and design
are conﬁrmed by SPICE simulations.
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